Job Title: Lead Electrical Engineer for GPS
Job Code: 15900
Job Location: Anaheim, CA
Schedule: 4/10
Job Description:
As a Lead Electrical Engineer, the candidate must have experience with L band RF systems, able to work from customer requirements to derive additional requirements, define the architecture of a possible solution based on requirements, setup a requirements schema & link requirements to documents (systems/subsystem specification, hardware/RF architecture description document, etc.) and flow down applicable requirements to other groups (software, ASIC, & test) so that they can contribute to realize the end solution based on the proposed architecture. The Lead EE will also oversee the development a qualification test plan that will ensure that the architecture and solution satisfy the customer's requirements. The Lead EE will also work with subject matter experts in the areas of GPS signal processing, anti-jam signal processing, other hardware design team members, control software, and government qualification standards. As a Lead EE, the candidate is expected to understand each aspect of the technology used in the proposed solution. The Lead EE also must work with the cost account manager, program management, and project management to develop the solution within the program's budget and schedule.
Essential Functions:
Requires comprehensive level knowledge of Electrical Engineering low frequency and high frequency (RF) Analog and Digital circuit design.
Experience with RF systems, ideally GPS receivers
Able to contribute to providing innovative Electrical Engineering solutions consistent with business development plans.
Ability to develop circuit designs, requirements, design descriptions, verification plans/procedures, customer CDRLs to meet program schedules.
Ability to support cross functional teams for cross functional design conflict resolution, Root Cause Analysis, blank page architecture developments and design
Ability to contribute to algorithm development, analysis, implementation, system architecture, verification, and Test with emphasis on military GPS electronics.
Ability to contribute to execution of design, build, integration and test activities, problem resolution and verifying that the deliverable products meet all program and customer requirements.
Ability to provide project management reports as required, support senior level and customer reviews as necessary.
Ability to provide inputs and reviews of the engineering technical baseline as part of proposal efforts.
Ability to interface with the program's leadership and other teams (SW, Systems, ME, and Test) on a frequent basis, conduct or participate in customer and/or program technical review presentations, and provide progress status updates on work products.
Ability to participate or lead in the product development process including design reviews.
Must be able to obtain a DoD Secret Clearance which requires US Citizenship
Qualifications:
Required Education/Experience : Requires mastery level knowledge within a specific technical area or multiple job areas. Viewed as an expert and/or resource within the field by peers in and outside the organization. Bachelor's Degree and a minimum of 9 years of prior relevant experience. Graduate Degree and a minimum of 7 years of prior related experience. In lieu of a degree, minimum of 13 years of prior related experience.
5 years' experience with project management and product design team leadership guided by individual annual goals and objectives with minimal oversight or direction; working in a team environment as an individual contributor.
5 years' experience with receiver, Antenna, or Radio design.
2 years' experience with embedded Hardware design.
2 years' experience with FPGA design with emphasis in digital signal processing (DSP)
7 years' experience demonstrating strong verbal and written skills
Preferred Additional Skills:
Ability to capture schematics design and PCBA Layout using modern EE CAD such as Altium or Mentor Graphics .
Experience with design tools such as Matlab/Simulink, P-Spice, Agilent ADS (or AWR), Schematics Capturing/PCBA Layout tools such as Altium,and Ansys HFSS
Experience with FPGA design tools such as Xilinx ISE, Xilinx EDK, and ModelSim
Proficient in MS Office, design tools such as Simulink/Matlab, P-Spice, Altium (Schematics Capturing & PCBA Layout), Agilent ADS (or AWR), and Ansys HFSS.
Proficient with FPGA design methodologies.
Proficient with High speed Analog design methodologies.
Proficient with DO-254 design.
Strong verbal and written communication skills.
Active DoD Security Clearance is desired
LI-JV1
In compliance with pay transparency requirements, the salary range for this role is $122,500 - $227,500. This is not a guarantee of compensation or salary, as final offer amount may vary based on factors including but not limited to experience and geographic location. L3Harris also offers a variety of benefits, including health and disability insurance, 401(k) match, flexible spending accounts, EAP, education assistance, parental leave, paid time off, and company-paid holidays. The specific programs and options available to an employee may vary depending on date of hire, schedule type, and the applicability of collective bargaining agreements.
L3Harris Technologies is proud to be an Affirmative Action/Equal Opportunity Employer. L3Harris is committed to treating all employees and applicants for employment with respect and dignity and maintaining a workplace that is free from unlawful discrimination. All applicants will be considered for employment without regard to race, color, religion, age, national origin, ancestry, ethnicity, gender (including pregnancy, childbirth, breastfeeding or other related medical conditions), gender identity, gender expression, sexual orientation, marital status, veteran status, disability, genetic information, citizenship status, characteristic or membership in any other group protected by federal, state or local laws. L3Harris maintains a drug-free workplace and performs pre-employment substance abuse testing and background checks, where permitted by law.
